Sharp FO-6700 Service Manual Page 72

  • Download
  • Add to my manuals
  • Print
  • Page
    / 192
  • Table of contents
  • TROUBLESHOOTING
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 71
FO-6700U
FO-67DL
5 – 16
[3] Circuit description of Line Control PWB
1. General description
The Line Control PWB is composed of the following blocks.
Sub CPU Block Gate Array (A) Block
Modem Block JBIG Block
Sub EPROM, DRAM Block
Dual Port RAM Block
Connector Block (CNSUB)
Sub Access Control Block
(1) Sub CPU Block
The Sub Control Block uses RISC microprocessor HD6437021 as CPU,
being composed of ROM (1 MByte) and DRAM (2 MByte).
1) HD6437021 (IC15): pin-100, QFP (Main CPU)
The device is a microprocessor which integrates the peripheral func-
tions, using CPU of 32-bit RISC type as the core. In the instrument, the
following peripheral functions are mainly used.
ROM of 32 KByte and RAM of 1 KByte are integrated.
A part of programs are stored in the integrated ROM.
DMA Controller (4 channels are provided, and 2 channels alone are
used.)
ch.0: Used to transmit coding image data between QM-CODER (IC3)
and DRAM(IC10).
ch.1: Used to transmit image data between QM-CODER and
DRAM(IC10).
Clock-synchronous type serial communication interface commands
and statuses are communicated with PCU.
Interruption
IRQ4: Interruption request from Gate Array (A) (LZ9FJ59)
IRQ6: Interruption request from Modem.
IRQ7: Interruption request from Dual Port RAM.
IRQ0, IRQ1, IRQ2, IRQ3, IRQ5: Not used.
NMI : Not used.
DRAM Controller
Addressing to DRAM(IC10) of the system and control and refresh
control of RAS and CAS signals are executed.
Timer and Watch Dog Timer
General-purpose I/O Port
Control of LIU are executed.
Clock Oscillation
Ceramic oscillator of 19.66 MHz is connected for operation of 19.66
MHz.
Page view 71
1 2 ... 67 68 69 70 71 72 73 74 75 76 77 ... 191 192

Comments to this Manuals

No comments